## **SCHEME OF VALUATION**

## **Scoring Indicators**

Revision: 2021

COURSE NAME: LOGIC SYSTEM DESIGN & COMPUTER ORGANIZATION

COURSE CODE: 3342 QID: 2109230387

Qst. No.	Scoring Indicators	Split score	Sub Total	Total score
	PARTA			9
I.1	Find 1's complement and add 1 to it	1	1	
I.2	0+0=0; 0+1=1; 1+0=1; 1+1=0, with carry=1	0.25 each	1	
I.3	$ar{A}.ar{B}$	1	1	
I.4	Flipflops, counter	0.5 each	1	
I.5	NAND, NOR	0.5 each	1	
I.6	Processor, Memory, ALU, Control unit	0.25 each	1	
I.7	Address bus, Data bus, Control bus	1	1	
I.8	Hardwired control, microprogrammed, sequential control, pipelined control etc.	0.25 each	i	
I.9	SISD, SIMD, MISD, MIMD	0.25 each	<b>1</b>	
	PARTB			24
	Final answer-1 mark Steps- 2 marks $102/2 = 51$ , remainder = 0 (R1) $51/2 = 25$ , remainder = 1 (R2)			10 mg
II.1	25 / 2 = 12, remainder = 1 (R3) 12 / 2 = 6, remainder = 0 (R4)			
	6/2 = 3, remainder = 0 (R5)	2	3	
	3/2 = 1, remainder = 1 (R6)			
	1/2 = 0, remainder = 1 (R7)			


	So, the binary represen	tation of 102 is 1	100110.	1		
				1		eraniyelo
				anou l		i
				3833		ANIA
				1. S		
7.5899 11 11				,		
			Symbol – 1 mark			
			Truth table- 1 mark	N		
			Expression- 1 mark			
	N	AND GATE	Truth Table			
		INP				
I.2	$ \begin{array}{c} A \\ B \end{array} \right]  \begin{array}{c} C \\ C = \overline{A} \end{array} $	A	B A NAND B	3	3	
	r ⊢⁄ C≡A	The second secon	0 1			
		0	1 1 1			
		1	1 0			
	Projectio T123.com					
			그리고 하는 말이라는 그 사이를 들어 먹었다.	The state of the s		
			Explanation-1.5 marks			
			Explanation-1.5 marks Examples-1.5 marks			
	그리아 얼마나의 사기가 주었다고 하지만 하는 그리는 물론이 얼마나 되었다.		Examples-1.5 marks represents both letters and			
	numbers using a com	bination of char	Examples-1.5 marks represents both letters and racters; for instance, the	1.5		
	numbers using a com ASCII code assigns un	bination of char sique numeric va	Examples-1.5 marks represents both letters and racters; for instance, the lues to letters, digits, and	1.5		
	numbers using a com ASCII code assigns un symbols to facilitate di	ibination of char nique numeric va gital text and data	Examples-1.5 marks represents both letters and racters; for instance, the lues to letters, digits, and a representation.	1.5		
	numbers using a com ASCII code assigns un symbols to facilitate di	ibination of char nique numeric va gital text and data Symbol	Examples-1.5 marks represents both letters and racters; for instance, the lues to letters, digits, and a representation.  Description	1.5	2	
1.3	numbers using a com ASCII code assigns un symbols to facilitate di	ibination of char nique numeric va gital text and data	Examples-1.5 marks represents both letters and racters; for instance, the lues to letters, digits, and a representation.	1.5	3	
I.3	numbers using a com ASCII code assigns un symbols to facilitate dis	abination of char nique numeric va gital text and data Symbol NUL	Examples-1.5 marks represents both letters and racters; for instance, the lues to letters, digits, and a representation.  Description  Null char	1.5	3	
<b>I.3</b>	numbers using a com ASCII code assigns un symbols to facilitate di ASCII 0 9	abination of char nique numeric va gital text and data Symbol NUL	Examples-1.5 marks represents both letters and racters; for instance, the lues to letters, digits, and a representation.  Description Null char Horizontal Tab	1.5	3	
<b>I.3</b>	numbers using a com ASCII code assigns un symbols to facilitate di  ASCII  0  9  32	abination of char nique numeric va gital text and data Symbol NUL	Examples-1.5 marks represents both letters and racters; for instance, the lues to letters, digits, and a representation.  Description Null char Horizontal Tab Space	1.5	3	
13	numbers using a com ASCII code assigns un symbols to facilitate di  ASCII  0 9 32 47	sbination of characteristics of	Examples-1.5 marks represents both letters and racters; for instance, the lues to letters, digits, and a representation.  Description Null char Horizontal Tab Space Slash or divide		3	
13	ASCII code assigns un symbols to facilitate di o o o o o o o o o o o o o o o o o o	ibination of charique numeric value and data  Symbol NUL HT  / 0	Examples-1.5 marks represents both letters and racters; for instance, the lues to letters, digits, and a representation.  Description  Null char  Horizontal Tab  Space  Slash or divide  Zero		3	
I.3	numbers using a com ASCII code assigns un symbols to facilitate di  ASCII  0  9  32  47  48  64	sbination of characteristics of	Examples-1.5 marks represents both letters and racters; for instance, the lues to letters, digits, and a representation.  Description Null char Horizontal Tab Space Slash or divide Zero At symbol		3	
1.3	numbers using a com ASCII code assigns un symbols to facilitate di  ASCII  0  9  32  47  48  64  65	sbination of characteristics of	Examples-1.5 marks represents both letters and racters; for instance, the lues to letters, digits, and a representation.  Description Null char Horizontal Tab Space Slash or divide Zero At symbol Uppercase A		3	

				:
	Symbol – 1 mark Truth table- 1 mark Expression- 1 mark	The state of the s		
	NOR GATE  A B  C C C A B  C C A B  A B A B A B A	3	3	
	Symbol – 1 mark Truth table- 1 mark Expression- 1 mark			
II.5	> A combinational circuit which adds two one-bit binary numbers is called a half-adder.	3	3	
II.6	Expansion-1 mark  Example- 2 marks  Sum of Products=A·B+A·B  Product of Sum=(A+B)·(A+B)	3	3	

II.7	Register Memory  Increasing order of Cache access time ratio Memory  Main Memory Primary Memory  Magnetic Disks Auxillary Memory  Magnetic Tapes	3	3	
II.8	A direct memory access (DMA) controller is a device within the system that can facilitate data transfer between input/output devices within the system and the main memory without the CPU's intervention. This is done by the operating system, which programs the DMA controller by telling where the data lives on the memory,	2	3	
II.9	how much to copy, and which device it should send. As a result, it completely bypasses the CPU and, in turn, lessens the load on the CPU.  Definition-1 mark Stages-2 marks Instruction pipelining is a technique used in computer architecture to improve the overall performance of instruction execution.  • Fetch (IF): Fetch the instruction from memory.  • Decode (ID): Decode the instruction to determine the operation to be performed.  • Execute (EX): Perform the operation or calculate the effective address.  • Memory (MEM): Access memory, if needed.	1	3	

	Write Back (WB): Write the result back to a register.		400000	
	Hardwired Control  Hardwired control involves using combinational logic circuits to generate control signals.  Characteristics:  1. Direct mapping between instructions and control signals.	*(***) *X\$.X\$		
II.10	2. Fixed and inflexible, requires hardware modification for changes.  Advantages:  1. Simple and fast execution.  2. Well-suited for simple instruction sets.  Disadvantages:  1. Limited flexibility.  2. Complex for larger instruction sets.	1.5	3	
	Microprogramming	each		
	Microprogramming involves using a control memory that stores microinstructions for each machine language instruction.  Characteristics:  1. Control unit executes a sequence of microinstructions for each instruction.  2. Microinstructions are stored in a control memory.			
	Advantages:  1. More flexible than hardwired control.  2. Easier to modify and update.  Disadvantages:  1. Slower execution compared to hardwired control.  2. Requires additional memory for the control store.			
	2. Requires additional memory for the control store.	46.379	N X X S	
	PART C		V NAME	42
	i. Convert 'A' to binary: A <sub>16</sub> =10 <sub>10</sub> =1010 <sub>2</sub>			
	Convert 'B' to binary: B <sub>16</sub> =11 <sub>10</sub> = 1011 <sub>2</sub>			
	Convert 'C' to binary: $C_{16}=12_{10}=1100_2$			
	Combine these binary representations:			
**************************************	So, the hexadecimal number 0xABC is equal to the binary number 101010111100.	3.5		
III	ii.	each	7	
	123 <sub>8</sub> = 1 2 3			
	001 010 011			
	On combining 001010011, then group it by 4			
	0101 0011			
	5 3			
		1	1	l
	That is 0x53			

$0110.011_2 = 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2$ $0 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2$	
= 16 + 4 + 1 + 0.25 + 0.1	
= 22.375 <sub>10</sub>	
1 11.	
53.43 <sub>10</sub> =	each
$53 \div 2 = 26, remainder 1$	
$26 \div 2 = 13, remainder 0$	
$13 \div 2 = 6, remainder 1$	
$6 \div 2 = 3$ , remainder $0$	
$3 \div 2 = 1$ , remainder 1	
That is $53_{10}=110101_2$	
$0.43 \times 2 = 0.86$	
$0.86 \times 2 = 1.72$	
$0.72 \times 2 = 1.44$	
$0.44 \times 2 = 0.88$	
That is $0.43_{10} = .0110_2$	
53.43 <sub>10</sub> =110101.0110 <sub>2</sub>	The first of the f



		transmis adds rec bit error A refle compler its bina Excess- adding subtract A cyclic cyclical such as	esigned ssion or lundances.  ective rementary reflection its from the control of	storage y for the numeric code, is ection a where ea value, om 9. eric cod the last y Code	code, sa binary and its	rectify errors during data as the Hamming Code that on and correction of single-also known as a self-y code where a number and ivalent, for instance, the mal digit is represented by reflection is obtained by binary code that loops onnecting back to the first, adjacent numbers differ by in rotary encoders.			
	A\B C	00	01	11	10		3.5		
	0		1	\$41 \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	1				
VII	1			1	1			7	
f	$= \bar{A}\hat{C}$ $\overline{A \setminus B}$	$\overline{z} + B$	01	11	10		3.5 3.5		
						en a grande grande grande film frag en a stanformer a en antick film film film		7	
	C 0	1	1 1	1		L. Company of the Com			

		3.5		
	$f = \overline{AB} + AB + C$			
	> Commutative Law			
	Any binary operation which satisfies the following expression is referred to as a commutative operation. Commutative law states that changing the sequence of the variables does not have any			
	effect on the output of a logic circuit.			
	<ul> <li>A. B = B. A</li> <li>A + B = B + A</li> </ul>			
	> Associative Law			
	It states that the order in which the logic operations are performed is irrelevant as their effect is the same.			
	• (A.B). C = A.(B.C) • (A+B)+C=A+(B+C)			
IX	> Distributive Law	1 each	7	
17	Distributive law states the following conditions:	1 each		
	<ul> <li>A. (B+C) = (A. B) + (A. C)</li> <li>A + (B. C) = (A + B) . (A + C)</li> </ul>			
	> AND Law			
	These laws use the AND operation. Therefore, they are called AND laws.			
	• A .0 = 0 • A . 1 = A			
	<ul> <li>A. A = A</li> <li>A. Ā=0</li> </ul>			
	> OR Law			
	These laws use the OR operation. Therefore, they are called OR laws.			
	• $A + 0 = A$			

		$A + 1 = 1$ $A + A = A$ $A + \overline{A} = 1$ • Inversion Law  poolean algebra, the inversion law states that double inversion.	sion			
		riable results in the original variable itself.				
	Theo	$\overline{A} = A$ P DE-MORGAN's theorem  From 1 $A = \overline{A} + \overline{B}$ From 2 $A = \overline{A} + \overline{B}$				
X	Sr. No. 1, 2. 3. 4. 5.	Combinational circuits, the output variables are at all times dependent on the combination of input variables.  Memory unit is not required in combinational circuits.  Memory unit is not required in combinational circuits.  Combinational circuits are faster in speed because the delay between input and output is due to propagation delay of gates.  Combinational circuits are easy to design.  Combinational circuits are easy to design.  Sequential circuits, the output yariables undependent not only on the present variables but they also depend up to past history of these input variables.  Memory unit is required to store the history of input variables in the sequence of input variables in the sequential circuits are slower that combinational circuits are comparatively to design.  Sequential circuits are comparatively to design.  Serial adder is a sequential circuit.	input on the e past uential	7	7	
XI		Memory  MAR  MDR  Control  PC  Ro  Ro  ALU  ALU  Ageneral purpose registers		2	7.	

	Processor contains number of registers.			
	<b>Instruction register (IR)</b> holds instruction that is currently			
	being executed.			
	<b>♣ Program counter</b> (another register) keeps track of	and Arge	10,585.00	
	execution of program and points to the next instruction to		r dynassig Felgesig	
	be executed (Contains address of the next information to			
	be executed).			
	<b>N-general purpose registers</b> $(R_0 - R_{n-1})$ also known as	5		
	CPU registers.			
	There are 2 registers communicate with memory. They are:		13 37.2	
	를 보고 있다. 하는 것이 된 사람들 이상 수있다면 보고 있습니다. 그는 사람들은 사람들은 사람들이 되었습니다. 			
	1. MAR (Memory Address Register) holds the address of			
	location to be accessed.		(group)	
	2. MDR (Memory Data Register) contains data to be written			
	into or read out of addressed location.			
	OPERATION:			
	Load, R0, LOC			
	Add R4, R0			
	Store R4, LOC			
	1. IR holds the information about the instructions.			
	2. Processor register R0 loads the contents from the memory			
	address 'LOC'.			
	3. Performs the addition between the contents in registers R4			
	and R0 with the help of ALU and the sum is available ate			
	register R4.			
	4. The sum in the register R4 is moved to the memory			
	location 'LOC'.	i Postalová		
			ai ki ka	
	Programmed I/O:		:	
	In this mode the data transfer is initiated by the instructions written	2.5		
XII	in a computer program. An input instruction is required to store the	3.5 each	7	
	data from the device to the CPU and a store instruction is required to transfer the data from the CPU to the device. Data transfer			
	through this mode requires constant monitoring of the peripheral			

	device by the CPU and also monitor the possibility of new transfer once the transfer has been initiated. Thus CPU stays in a loop until the I/O device indicates that it is ready for data transfer. Thus programmed I/O is a time consuming process that keeps the processor busy needlessly and leads to wastage of the CPU cycles. This can be overcome by the use of an interrupt facility. This forms the basis for the Interrupt Initiated I/O.			
	Interrupt Initiated I/O :			
	This mode uses an interrupt facility and special commands to inform the interface to issue the interrupt command when data becomes available and interface is ready for the data transfer. In the meantime CPU keeps on executing other tasks and need not check for the flag. When the flag is set, the interface is informed and an interrupt is initiated. This interrupt causes the CPU to deviate from what it is doing to respond to the I/O transfer. The CPU responds to the signal by storing the return address from the program counter (PC) into the memory stack and then branches to service that processes the I/O request. After the transfer is complete, CPU returns to the previous task it was executing. The branch address of the service can be chosen in two ways known as vectored and non-vectored interrupt. In vectored interrupt, the			
	source that interrupts, supplies the branch information to the CPU while in case of non-vectored interrupt the branch address is assigned to a fixed location in memory.			
	source that interrupts, supplies the branch information to the CPU while in case of non-vectored interrupt the branch address is			
	source that interrupts, supplies the branch information to the CPU while in case of non-vectored interrupt the branch address is assigned to a fixed location in memory.  Diagram-3.5 Explanation-3.5	7	7	
XIII	source that interrupts, supplies the branch information to the CPU while in case of non-vectored interrupt the branch address is assigned to a fixed location in memory.  Diagram-3.5 Explanation-3.5  Time-Space diagram  1 2 3 4 5 6 7 8 9 10	7	7	
<b>XIII</b>	source that interrupts, supplies the branch information to the CPU while in case of non-vectored interrupt the branch address is assigned to a fixed location in memory.  Diagram-3.5  Explanation-3.5  Time-Space diagram  CLOCK  1 2 3 4 5 6 7 8 9 10  SEGMENT  1 T1 T2 T3 T4 T5 T6 T7  2 T1 T2 T3 T4 T5 T6 T7  3 T1 T2 T3 T4 T5 T6 T7	7	7	

